Semiconductor Fabrication — Sand to Chip UPSC GS-III Science & Tech · Semicon India Mission

View

Explore

Legend

Silicon wafer / die
Photomask + EUV light
Source / Drain
Gate (the tap)
Package

Follow the line: wafer → EUV lithography → the transistor tap → dice & package
Source: MeitY Semicon India, ISM & industry references (TSMC/ASML) · Interactive 3D learning model
PlutusIAS
PlutusIAS · plutusias.com